Introduction
A new concept of neuron circuit with adaptive-learning capabilit_v using ferroelectric analog memory has been proposed [1] . In this circuit. MFSFETs (Metal-ferroelectricsemiconductor FET) are used as analog memories for storing the past experiences and pulse frequency modulation (PFM) type output signals are obtained. We previously fabricated the ferroelectric neuron circuit on a single chip integrating MFSFET with the complementary unijunction (CUJT) oscillation circuit and demonstrated its adaptive-learning function by optimizing the fabrication processes I2l. However, the height of output pulses obtained in the circuit was as small as 0.1 V. This value is too small to be used as an input signals to the next-layer neuron, since it cannot reverse the ferroelectric polarization of MFSFETs. In this paper, we newly designed and fabricated"the ferroelectric neuron circuit using a CMOS Schmitt-trigger circuit as an oscillation component, so that the output pulse height be equal to a power supplv voltage.
Basic Operation of Ferroelectric Neuron Circuit
Using CMOS Schmitt-Trigger Oscillator In order to solve the small pulse height problem in the output characteristics of the CUJT oscillation circuit, we introduce a new oscillation circuit using CMOS Schmitttrigger. The basic circuit diagram of ferroelectric neuron circuit loading a CMOS Schmitt-trigger is shown in Fig. l .
The PFM-type oscillation operation using MFSFET as a synapse device is basically identical to that of neuron circuit using the CUJT. The CMOS Schmitt-trigger circuit. enclosed by the dotted line, has the hysteretic behavior in input-output transfer characteristic. Hence, charging and discharging of a capacitance C can be performed through pch FET connected in parallel. The threshold voltages for increasing and decreasing input signals can be changed by varying the ratio of two feedback resistors, Rlru. The adaptive-learning function can be realized by the gradual change of channel resistance in MFSFET, in which the polarization value of ferroelectric gate was controlled by applying a nurnber of input pulses, whose width is shorter than the switching time for ferroelectric polarization reversal.
Circuit Design and F'abrication Process
The integrated circuit was fabricated by using a 5 pnn design rule. The fabrication process is illustrated in Fig. 2 . This circuit is integrated on an SOI (silicon-on-insulator) c-10-1 structure, which is useful in implementing CMOS circuits using a single layer Al interconnection. This structure also seems to be useful in giving different r,veight values to the individual synapses in future synapse array configuration without "disturb" problem. We selected the SrBi2Ta2Oe (SBTySi structure for fabricating MFSFET. in which SBT fihn was deposited by liquid source rnisted chemical deposition (LSMCD) method. In.this fabrication process, it was essential to remove the unnecessary SBT film deposited on the whole area of substrate, since in our previous chip" the normal operation of the circuit had been prevented by the parasitic ferroelectric effect of SBT fihn [3] . Therefore, we developed a new selective etchant for an SBT film, NHaF:HCI. which shows a good etching selectivity between SBT and SiO2 passivation layer, as shown in Fig. 3 . A photograph of the fabricated neuron circuit cornposed of MFSFET and CMOS Schrnitt-trigger oscillation circuit is shown in Fig. 4 .
Adaptive Learning Functions of il Ferroelectric
Neuron Circuit The memory operation of the fabricated MFSFET tvas well confirmed in Ip-V6 characteristics even if SBT gate was patterned by the selective etching process. Figure 5 shows the variation of drain current value when various numbers of input pulses were applied to the gate of MFSFET. For all cases, the "read-out" gate voltage was 1.85 V. The increase of Ip r,vith increase of the number of input ptrlses is attributed to the partial polarization phenomenon of ferroelectric gate film. This analog-like change of "read-out" drain current is tlre essential behavior for realizing the adaptive-learning ftinction of the proposed ferroelectric neuron circuit.
To examine the irnproved outpnt behavior of the neuron circuit" the rnodulation of output pulses was measured by applying a diflerent number of pulse signals to the gate of MFSFET. Figrrre 6 shows tvpical waveforms after a single pulse (20 ns. 6 V) and sixlv pulses were applied. The po\,ver supply voltage (Vr:n) rvas 5 V. The heiglrt of output pulses was successftilly irnproved to ahnost the same value as the supplv voltage. Furthennore. the output characteristics (responses) were changed by the experience (stirnulus) in the past even if the gate bias condition (Vc:1.85V) was the same for both cases.
Conclusion
We fabricated an adaptive-learning neuror circuit by integrating MFSFET rvith CMOS Schrnitt-trigger oscillation circuit. It was demonstrated that the output pulse frequenry of the ferroelectric neuron circuit was changed by the number of input pulses which were applied in the past. The problern of small output pulse height of the neuron circuit was clearly solved bv replacing CUJT oscillation circuit with the CMOS Schmitt-trigger circuit.
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